









TLV7011, TLV7021

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

TLV7011 and TLV7021 Small-Size, Micro-Power, Low-Voltage Comparators

1 Features

- Ultra-Small X2SON Package (0.8 mm × 0.8 mm × 0.4 mm)
- Wide Supply Voltage Range of 1.6 V to 5.5 V
- Quiescent Supply Current of 5 µA
- Low Propagation Delay of 260 ns
- Rail-to-Rail Common-Mode Input Voltage
- Internal Hysteresis (4 mV)
- Push-Pull and Open-Drain Output Options
- No Phase Reversal for Overdriven Inputs
- -40°C to 125°C Operating Ambient Temperature

2 Applications

- Mobile Phones and Tablets
- Portable and Battery-Powered Devices
- IR Receivers
- Level Translators
- Threshold Detectors and Discriminators
- Window Comparators
- Zero-Crossing Detectors

3 Description

The TLV7011 and TLV7021 are single-channel, micro-power comparators that feature low-voltage operation with rail-to-rail input capability. These comparators are available in an ultra-small, leadless package measuring 0.8 mm \times 0.8 mm, making them applicable for space-critical designs like smartphones and other portable or battery-powered applications.



The TLV7011 and TLV7021 offer an excellent speedto-power combination with a propagation delay of 260 ns and a quiescent supply current of 5 μ A. This combination of fast response time at micropower enables power conscious systems to monitor and respond quickly to fault conditions. With an operating voltage range of 1.6 V to 5.5 V, these comparators are compatible with 3-V and 5-V systems.

These comparators also feature no output phase inversion with overdriven inputs and internal hysteresis. These features make this family of comparators well suited for precision voltage monitoring in harsh, noisy environments where slowmoving input signals must be converted into clean digital outputs.

The TLV7011 has a push-pull output stage capable of sinking and sourcing milliamps of current when controlling an LED or driving a capacitive load. The TLV7021 has an open-drain output stage that can be pulled beyond V_{CC} , making it appropriate for level translators and bipolar to single-ended converters.

Device Information⁽¹⁾⁽²⁾

PART NUMBERS	PACKAGE (PINS)	BODY SIZE (NOM)
TLV7011, TLV7021	X2SON (5)	0.80 mm × 0.80 mm
	SC70 (5)	2.00 mm × 1.25 mm
	SOT-23 (5)	2.90 mm × 1.60 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The SC70 and SOT-23 packages are in preview only

TLV70x1 Family of Low Power Comparators

PART NUMBERS	OUTPUT	SUPPLY CURRENT (TYP)	PROPAGATION DELAY (TYP)
TLV7011	Push-pull	5 µA	260 ns
TLV7021	Open-drain	5 µA	260 ns
TLV7031	Push-pull	335 nA	3 µs
TLV7041	Open-drain	335 nA	3 µs

Propagation Delay vs. Overdrive



 $T_A = 25^{\circ}C, V_{CC} = 5 V, C_L = 15 pF$



Table of Contents

8

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Switching Characteristics 5
	6.7	Timing Diagrams 5
	6.8	Typical Characteristics 7
7	Deta	ailed Description 13
	7.1	Overview 13
	7.2	Functional Block Diagram 13
	7.3	Feature Description 13

	8.1	Application Information	15
	8.2	Typical Applications	17
9	Pow	er Supply Recommendations	22
10	Lay	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Example	22
11	Dev	ice and Documentation Support	23
	11.1	Device Support	23
	11.2	Related Links	23
	11.3	Receiving Notification of Documentation Updates	23
	11.4	Community Resources	23
	11.5	Trademarks	23
	11.6	Electrostatic Discharge Caution	23
	11.7	Glossary	23
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	24

7.4 Device Functional Modes..... 13

Application and Implementation 15

4 Revision History

Cł	nanges from Revision A (July 2017) to Revision B Pa	age
•	Changed propagation delay from: 200 ns to: 260 ns	1
•	Added preview SC70 and SOT-23 packages to the data sheet	1
•	Added TLV70x1 Family of Micropower Comparators table per marketing request	1
•	Changed the key graphic title from: Propagation Delay vs. Overdrive (TLV7011) to: Propagation Delay vs. Overdrive	1
•	Removed (TLV7011 only) text from several Typical Characteristics graphs	7
•	Removed some Typical Characteristics graphs	7
•	Added Figure 14	7
•	Added Figure 21	. 9
•	Added content to the Inputs section	13
•	Added the IR Receiver Analog Front End section	18


Cł	Changes from Original (May 2017) to Revision A			
•	Changed device status from ADVANCED INFO to PRODUCTION DATA	1		


www.ti.com

Dago



5 Pin Configuration and Functions





(1) The SOT-23 and SC70 packages are in preview only.

Pin Functions

	PIN		I/O/P ⁽¹⁾	DESCRIPTION	
NAME	X2SON	SOT-23, SC70	1/0/P***		
OUT	1	1	0	Output	
V _{CC}	2	5	Р	Positive (highest) power supply	
V _{EE}	3	2	Р	Negative (lowest) power supply	
IN–	4	4	Ι	Inverting input	
IN+	5	3	Ι	Noninverting input	

(1) I = Input, O = Output, P = Power

TLV7011, TLV7021

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

TEXAS INSTRUMENTS

www.ti.com

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage ($V_S = V_{CC} - V_{EE}$)			6	V
Input pins (IN+, IN–) ⁽²⁾		V _{EE} – 0.3	6	V
Current into Input pins (IN+, IN-)	(2)		±10	mA
	TLV7011 ⁽³⁾	V _{EE} – 0.3	V _{CC} + 0.3	
Output (OUT)	TLV7021	V _{EE} – 0.3	6	
Output short-circuit duration ⁽⁴⁾			10	S
Junction temperature, T_J			150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to V_{EE}. Input signals that can swing 0.3V below V_{EE} must be current-limited to 10mÅ or less.

(3) Output maximum is (V_{CC} + 0.3V) or 6V, whichever is less.

(4) Short-circuit to ground, one comparator per package.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	M
V(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage ($V_S = V_{CC} - V_{EE}$)	1.6	5.5	V
Ambient temperature, T _A	-40	125	°C

6.4 Thermal Information

		TLV7011/TLV7021	
	THERMAL METRIC ⁽¹⁾	DPW (X2SON)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	497.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	275.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	372.2	°C/W
ΨJT	Junction-to-top characterization parameter	55.5	°C/W
Ψјв	Junction-to-board characterization parameter	370.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	165.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $V_S = 1.8 V$ to 5 V, $V_{CM} = V_S / 2$; minimum and maximum values are at $T_A = -40^{\circ}C$ to $+125^{\circ}C$ (unless otherwise noted). Typical values are at $T_A = 25^{\circ}C$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	V_{S} = 1.8 V and 5 V, V_{CM} = V_{S} / 2		±0.5	±8	mV
V _{HYS}	Hysteresis	V_S = 1.8 V and 5 V, V_{CM} = V_S / 2	1.2	4.2	14	mV
V		$V_{S} = 2.5 V \text{ to } 5 V$	V _{EE}		V _{CC} + 0.1	V
V _{CM}	Common-mode voltage range	$V_{\rm S} = 1.8 \text{ V to } 2.5 \text{ V}$	V _{EE} + 0.1		V _{CC} + 0.1	
I _B	Input bias current			5		pА
I _{OS}	Input offset current			1		pА
V _{OH}	Output voltage high (for TLV7011 only)	$V_{\rm S} = 5 \text{ V}, I_{\rm O} = 3 \text{ mA}$	4.7	4.8		V
V _{OL}	Output voltage low	V _S = 5 V, I _O = 3 mA		120	220	mV
I _{LKG}	Open-drain output leakage current (TLV7021 only)	$V_{S} = 5 V$, $V_{ID} = +0.1 V$ (output high), $V_{PULLUP} = V_{CC}$		100		pА
CMRR	Common-mode rejection ratio	$V_{EE} < V_{CM} < V_{CC}, V_S = 5 V$		78		dB
PSRR	Power supply rejection ratio	$V_{\rm S}$ = 1.8 V to 5 V, $V_{\rm CM}$ = $V_{\rm S}$ / 2		78		dB
		$V_{\rm S}$ = 5 V, sourcing		65		mA
I _{SC}	Short-circuit current	$V_{S} = 5 V$, sinking		44		
I _{CC}	Supply current	V_{S} = 1.8 V, no load, V_{ID} = -0.1 V (Output Low)		5	10	μA


6.6 Switching Characteristics

Typical values are at $T_A = 25^{\circ}$ C, $V_{CC} = 5$ V, $V_{CM} = 2.5$ V; $C_L = 15$ pF, input overdrive = 100 mV (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	Propagation delay time, highto-low (R_P = 2.5 k Ω TLV7021 only)	Midpoint of input to midpoint of output, V _{OD} = 100 mV		260		ns
t _{PLH}	Propagation delay time, low-to- high (R_P = 2.5 k Ω TLV7021 only)	Midpoint of input to midpoint of output, $V_{OD} = 100 \text{ mV}$		310		ns
t _R	Rise time (for TLV7011 only)	20% to 80%		5		ns
t _F	Fall time	80% to 20%		5		ns
t _{ON}	Power-up time ⁽¹⁾			20		μs

(1) During power on, V_S must exceed 1.6 V for t_{ON} before the output tracks the input.

6.7 Timing Diagrams





TEXAS INSTRUMENTS

TLV7011, TLV7021

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

www.ti.com

Timing Diagrams (continued)





Figure 2. Propagation Delay Timing Diagram



6.8 Typical Characteristics

 $T_A = 25^{\circ}C, V_{CC} = 5 V, V_{EE} = 0 V, V_{CM} = V_{CC}/2, C_L = 15 pF$




TLV7011, TLV7021

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017


www.ti.com

NSTRUMENTS

Texas








TLV7011, TLV7021


SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

Texas Instruments

www.ti.com








TLV7011, TLV7021

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

www.ti.com

STRUMENTS

EXAS






7 Detailed Description

7.1 Overview

The TLV7011 and TLV7021 devices are single-channel, micro-power comparators with push-pull and open-drain outputs. Operating from 1.6 V to 5.5 V and consuming only 5 μ A, the TLV7011 and TLV7021 are ideally suited for portable and industrial applications. The TLV7011 and TLV7021 are available in an ultra-small X2SON package (0.8 × 0.8 mm) to offer significant board space saving in space-challenged designs. Small 5-pin SC70 and SOT-23 packages are also available for these devices.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

The TLV7011 (push-pull) and TLV7021 (open-drain) devices are micro-power comparators that are capable of operating at low voltages. The TLV7011 and TLV7021 feature a rail-to-rail input stage capable of operating up to 100 mV beyond the VCC power supply rail. The TLV7011 and TLV7021 also feature a push-pull and open-drain output stage with internal hysteresis.

7.4 Device Functional Modes

The TLV7011 and TLV7021 have a Power-on-Reset (POR) circuit. While the power supply (V_S) is ramping up or ramping down, the POR circuitry will be activated.

For the TLV7011, the POR circuit will hold the output low (at V_{EE}) while activated.

For the TLV7021, the POR circuit will keep the output high impedance (logical high) while activated.

When the supply voltage is greater than, or equal to, the minimum supply voltage, the comparator output reflects the state of the differential input (V_{ID}).

7.4.1 Inputs

The TLV7011 and TLV7021 input common-mode extends from V_{EE} to 100 mV above V_{CC}. The differential input voltage (V_{ID}) can be any voltage within these limits. No phase-inversion of the comparator output will occur when the input pins exceed V_{CC} and V_{EE}.

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback 13

TLV7011, TLV7021 SLVSDM5B – MAY 2017 – REVISED NOVEMBER 2017



Device Functional Modes (continued)

While TI recommends operating the TLV7011 and TLV7021 within the specified range of the *Electrical Characteristics* table, the inputs are fault tolerant to voltages up to 5.5 V independent of the applied V_{CC} value. Fault tolerant is defined as maintaining the same high input impedance when V_{CC} is unpowered or within the recommended operating range. Because the inputs of the TLV7011 and TLV7021 are fault tolerant, the inputs to the comparator can be any value between 0 V and 5.5 V while V_{CC} is ramping up or staying at 0 V. This feature allows any supply and input driven sequence as long as the input value and supply are within the specified ranges. In this case, no current limiting resistor is required. This is possible since the V_{CC} is isolated from the inputs such that it maintains its value even when a higher voltage is applied to the input.

The input bias current is typically 1 pA for input voltages between V_{CC} and V_{EE} . The comparator inputs are protected from undervoltage by internal diodes connected to V_{EE} . As the input voltage goes under V_{EE} , the protection diodes become forward biased and begin to conduct causing the input bias current to increase exponentially. Input bias current typically doubles every 10°C temperature increases.

7.4.2 Internal Hysteresis

The device hysteresis transfer curve is shown in Figure 37. This curve is a function of three components: V_{TH} , V_{OS} , and V_{HYST} :

- V_{TH} is the actual set voltage or threshold trip voltage.
- V_{OS} is the internal offset voltage between V_{IN+} and V_{IN-}. This voltage is added to V_{TH} to form the actual trip
 point at which the comparator must respond to change output states.
- V_{HYST} is the internal hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise (4.2 mV for the TLV7011).




Figure 37. Hysteresis Transfer Curve

7.4.3 Output

The TLV7011 features a push-pull output stage eliminating the need for an external pullup resistor. On the other hand, the TLV7021 features an open-drain output stage enabling the output logic levels to be pulled up to an external source up to 6 V independently of the supply voltage.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV7011 and TLV7021 are micro-power comparators with reasonable response time. The comparators have a rail-to-rail input stage that can monitor signals beyond the positive supply rail with integrated hysteresis. When higher levels of hysteresis are required, positive feedback can be externally added. The push-pull output stage of the TLV7011 is optimal for reduced power budget applications and features no shoot-through current. When level shifting or wire-ORing of the comparator outputs is needed, the TLV7021 with its open-drain output stage is well suited to meet the system needs. In either case, the wide operating voltage range, low quiescent current, and micro-package of the TLV7011 and TLV7021 make these comparators excellent candidates for battery-operated and portable, handheld designs.

8.1.1 Inverting Comparator With Hysteresis for TLV7011

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage (V_{CC}), as shown in Figure 38. When V_{IN} at the inverting input is less than V_A , the output voltage is high (for simplicity, assume V_O switches as high as V_{CC}). The three network resistors can be represented as R1 || R3 in series with R2. Equation 1 defines the high-to-low trip voltage (V_{A1}).

$$V_{A1} = V_{CC} \times \frac{R2}{(R1 || R3) + R2}$$
(1)

When V_{IN} is greater than V_A , the output voltage is low, very close to ground. In this case, the three network resistors can be presented as R2 || R3 in series with R1. Use Equation 2 to define the low to high trip voltage (V_{A2}) .

$$V_{A2} = V_{CC} \times \frac{R2 \parallel R3}{R1 + (R2 \parallel R3)}$$
(2)

Equation 3 defines the total hysteresis provided by the network.

$$\Delta V_{A} = V_{A1} - V_{A2}$$




Figure 38. TLV7011 in an Inverting Configuration With Hysteresis

(3)

Application Information (continued)

8.1.2 Noninverting Comparator With Hysteresis for TLV7011

A noninverting comparator with hysteresis requires a two-resistor network, as shown in Figure 39, and a voltage reference (V_{REF}) at the inverting input. When V_{IN} is low, the output is also low. For the output to switch from low to high, V_{IN} must rise to V_{IN1} . Use Equation 4 to calculate V_{IN1} .

$$V_{\rm IN1} = R1 \times \frac{V_{\rm REF}}{R2} + V_{\rm REF}$$
(4)


When V_{IN} is high, the output is also high. For the comparator to switch back to a low state, V_{IN} must drop to V_{IN2} such that V_A is equal to V_{REF} . Use Equation 5 to calculate V_{IN2} .

$$V_{\rm IN2} = \frac{V_{\rm REF} \,({\rm R1} + {\rm R2}) - V_{\rm CC} \times {\rm R1}}{{\rm R2}} \tag{5}$$

The hysteresis of this circuit is the difference between V_{IN1} and V_{IN2} , as shown in Equation 6.

$$\Delta V_{\rm IN} = V_{\rm CC} \times \frac{\rm R1}{\rm R2}$$
(6)

Figure 39. TLV7011 in a Noninverting Configuration With Hysteresis





8.2 Typical Applications

8.2.1 Window Comparator

Window comparators are commonly used to detect undervoltage and overvoltage conditions. Figure 40 shows a simple window comparator circuit.




Figure 40. Window Comparator

8.2.1.1 Design Requirements

For this design, follow these design requirements:

- Alert (logic low output) when an input signal is less than 1.1 V
- Alert (logic low output) when an input signal is greater than 2.2 V
- Alert signal is active low
- Operate from a 3.3-V power supply

8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in Figure 40. Connect V_{CC} to a 3.3-V power supply and V_{EE} to ground. Make R1, R2 and R3 each 10-M Ω resistors. These three resistors are used to create the positive and negative thresholds for the window comparator (V_{TH+} and V_{TH-}). With each resistor being equal, V_{TH+} is 2.2 V and V_{TH-} is 1.1 V. Large resistor values such as 10-M Ω are used to minimize power consumption. The sensor output voltage is applied to the inverting and noninverting inputs of the two TLV7021's. The TLV7021 is used for its open-drain output configuration. Using the TLV7021 allows the two comparator outputs to be Wire-Ored together. The respective comparator outputs will be low when the sensor is less than 1.1 V or greater than 2.2 V. V_{OUT} will be high when the sensor is in the range of 1.1 V to 2.2 V.

TLV7011, TLV7021 SLVSDM5B – MAY 2017 – REVISED NOVEMBER 2017 Texas Instruments

www.ti.com

Typical Applications (continued)

8.2.1.3 Application Curve





Figure 41. Window Comparator Results

8.2.2 IR Receiver Analog Front End

A single TLV7011 device can be used to build a complete IR receiver analog front end (AFE). The nanoamp quiescent current and low input bias current make it possible to be powered with a coin cell battery, which could last for years.



Copyright © 2017, Texas Instruments Incorporated



8.2.2.1 Design Requirements

For this design, follow these design requirements:

- Use a proper resistor (R₁) value to generate an adequate signal amplitude applied to the inverting input of the comparator.
- The low input bias current I_B (2 pA typical) ensures that a greater value of R1 to be used.




Typical Applications (continued)

- The RC constant value (R₂ and C₁) must support the targeted data rate (that is, 9,600 bauds) to maintain a valid tripping threshold.
- The hysteresis introduced with R₃ and R₄ helps to avoid spurious output toggles.

8.2.2.2 Detailed Design Procedure

The IR receiver AFE design is highly streamlined and optimized. R_1 converts the IR light energy induced current into voltage and applies to the inverting input of the comparator. Because a reverse biased IR LED is used as the IR receiver, a higher I/V transimpedance gain is required to boost the amplitude of reduced current. A 10M resistor is used as R_1 to support a 1-V, 100-nA transimpedance gain. This is made possible with the picoamps Input bias current I_B (5pA typical). The RC network of R_2 and C_1 establishes a reference voltage V_{ref} which tracks the mean amplitude of the IR signal. The RC constant of R_2 and C_1 (about 4.7 ms) is chosen for V_{ref} to track the received IR current fluctuation but not the actual data bit stream. The noninverting input is connected to V_{ref} and the output over the R_3 and R_4 resistor network which provides additional hysteresis for improved guard against spurious toggles.

To reduce the current drain from the coin cell battery, data transmission must be short and infrequent.



8.2.2.3 Application Curve

Figure 43. IR Receiver AFE Waveforms

TLV7011, TLV7021

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

Typical Applications (continued)

8.2.3 Square-Wave Oscillator

Square-wave oscillator can be used as low cost timing reference or system supervisory clock source.




Figure 44. Square-Wave Oscillator

8.2.3.1 Design Requirements

The square-wave period is determined by the RC time constant of the capacitor and resistor. The maximum frequency is limited by propagation delay of the device and the capacitance load at the output. The low input bias current allows a lower capacitor value and larger resistor value combination for a given oscillator frequency, which may help to reduce BOM cost and board space.

8.2.3.2 Detailed Design Procedure

The oscillation frequency is determined by the resistor and capacitor values. The following calculation provides details of the steps.




Figure 45. Square-Wave Oscillator Timing Thresholds

First consider the output of Figure Figure 44 is high which indicates the inverted input V_C is lower than the noninverting input (V_A). This causes the C_1 to be charged through R_4 , and the voltage V_C increases until it is equal to the noninverting input. The value of V_A at the point is calculated by Equation 7.

$$V_{A1} = \frac{V_{CC} \times R_2}{R_2 + R_1 IIR_3}$$

if $R_1 = R_2 = R_3$, then $V_{A1} = 2 V_{CC}/3$

(7)



Typical Applications (continued)

At this time the comparator output trips pulling down the output to the negative rail. The value of V_A at this point is calculated by Equation 8.

$$V_{A2} = \frac{V_{CC}(R_2 I I R_3)}{R_1 + R_2 I I R_3}$$

if $R_1 = R_2 = R_3$, then $V_{A2} = V_{CC}/3$

The C₁ now discharges though the R₄, and the voltage V_{CC} decreases until it reaches V_{A2}. At this point, the output switches back to the starting state. The oscillation period equals to the time duration from for C₁ from $2V_{CC}/3$ to V_{CC} / 3 then back to $2V_{CC}/3$, which is given by R₄C₁ × ln 2 fro each trip. Therefore, the total time duration is calculated as 2 R₄C₁ × ln 2. The oscillation frequency can be obtained by Equation 9:

$$f = 1/(2 R4 \times C1 \times In2)$$

(9)

(8)

TLV7011, TLV7021

SLVSDM5B-MAY 2017-REVISED NOVEMBER 2017

8.2.3.3 Application Curve

Figure 46 shows the simulated results of tan oscillator using the following component values:

- $R_1 = R_2 = R_3 = R_4 = 100 \text{ k}\Omega$
- C₁ = 100 pF, C_L = 20 pF
- V+ = 5 V, V- = GND
- C_{strav} (not shown) from V_A TO GND = 10 pF




Figure 46. Square-Wave Oscillator Output Waveform



9 Power Supply Recommendations

The TLV7011 and TLV7021 have a recommended operating voltage range (V_S) of 1.6 V to 5.5 V. V_S is defined as $V_{CC} - V_{EE}$. Therefore, the supply voltages used to create V_S can be single-ended or bipolar. For example, single-ended supply voltages of 5 V and 0 V and bipolar supply voltages of +2.5 V and -2.5 V create comparable operating voltages for V_S. However, when bipolar supply voltages are used, it is important to realize that the logic low level of the comparator output is referenced to V_{EE}.

Output capacitive loading and output toggle rate will cause the average supply current to rise over the quiescent current.

10 Layout

10.1 Layout Guidelines

To reduce PCB fabrication cost and improve reliability, TI recommends using a 4-mil via at the center pad connected to the ground trace or plane on the bottom layer.

A power-supply bypass capacitor of 100 nF is recommended when supply output impedance is high, supply traces are long, or when excessive noise is expected on the supply lines. Bypass capacitors are also recommended when the comparator output drives a long trace or is required to drive a capacitive load. Due to the fast rising and falling edge rates and high-output sink and source capability of the TLV7011 and TLV7021 output stages, higher than normal quiescent current can be drawn from the power supply. Under this circumstance, the system would benefit from a bypass capacitor across the supply pins.

10.2 Layout Example




Figure 47. Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV70x1 device family. The TLV7011 Micro-Power Comparator Dip Adaptor Evaluation Module can be requested at the Texas Instruments website through the product folder or purchased directly from the TI eStore.

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY		
TLV7011	Click here	Click here	Click here	Click here	Click here		
TLV7021	Click here	Click here	Click here	Click here	Click here		

Table 1. Related Links

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



18-Oct-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV7011DPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7N	Samples
TLV7021DPWR	ACTIVE	X2SON	DPW	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7P	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

18-Oct-2017

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TLV7011DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
	TLV7021DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Oct-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV7011DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
TLV7021DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0

GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4211218-3/D


DPW0005A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.




DPW0005A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).




DPW0005A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated