Advance Information

8040 (X) x 5360 (V) Interline CCD Image Sensor

Description

The KAI–43140 image sensor is a 43 megapixel Interline Transfer CCD in a 35 mm optical format. Leveraging a 4.5 μ m pixel design that provides a 50% resolution increase compared to the KAI–29050 and KAI–29052 devices, the KAI–43140 provides excellent image uniformity and broad dynamic range. A flexible output architecture supports 1, 2, or 4 outputs for full resolution readout of up to 4 frames per second, and a true electronic shutter enables image capture without motion artifacts across a broad range of exposure times.

In addition to standard monochrome and Bayer Color configurations, the sensor is available in a Sparse CFA configuration which provides a 2x improvement in light sensitivity compared to the standard Bayer Color part. The sensor shares the same package as the KAI–29050 and KAI–29052 image sensors, simplifying camera design.

Table 1. GENERAL SPECIFICATIONS

Parameter	Typical Value
Architecture	Interline CCD; Progressive Scan
Total Number of Pixels	8160 (H) x 5480 (V)
Number of Effective Pixels	8080 (H) x 5400 (V)
Number of Active Pixels	8040 (H) x 5360 (V)
Pixel Size	4.5 μm (H) x 4.5 μm (V)
Active Image Size	36.18 mm (H) x 24.12 mm (V) 43.48 mm (diag.), 35 mm Optical Format
Aspect Ratio	3:2
Number of Outputs	1, 2, or 4
Charge Capacity	13,000 electrons
Output Sensitivity	42 μV/e-
Quantum Efficiency Pan (-AXA, - QXA) R, G, B (-FXA, - QXA)	45 % 27%, 34%, 37%
Read Noise (f = 60 MHz)	13 electrons rms
Dark Current Photodiode VCCD	7 electrons/s 50 electrons/s
Dynamic Range	60 dB
Charge Transfer Efficiency	0.999999
Blooming Suppression	> 300 X
Smear	-98 dB
Image Lag	< 10 electrons
Maximum Pixel Clock Speed	60 MHz
Maximum Frame Rates Quad Output Dual Output Single Output	4 fps 2 fps 1 fps
Package	72 pin PGA
Cover Glass	AR coated, 2 Sides

NOTE: All parameters are specified at T = 40°C unless otherwise noted.



ON Semiconductor®

www.onsemi.com



Figure 1. KAI-43140 CCD Image Sensor

Features

- High Resolution Image Capture in 35 mm Optical Format
- True Electronic Shutter with Broad Exposure Latitude
- Low Noise Architecture
- Excellent Smear Performance
- Monochrome, Bayer Color, and Sparse CFA Configurations

Applications

- Industrial Imaging and Inspection
- Security and Surveillance

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ORDERING INFORMATION

Table 2. ORDERING INFORMATION

Part Number	Description	Marking Code
KAI – 43140 – AXA – JD – B1 (1)	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-43140-AXA Serial Number
KAI – 43140 – AXA – JD – B2 (1)	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	
KAI – 43140 – AXA – JD – AE	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
KAI – 43140 – AXA – JP – B1 (1)	Monochrome, Special Microlens, PGA Package, Taped Clear Cover Glass (no coatings), Grade 1	KAI-43140-AXA Serial Number
KAI – 43140 – AXA – JP – B2 (1)	Monochrome, Special Microlens, PGA Package, Taped Clear Cover Glass (no coatings), Grade 2	
KAI – 43140 – AXA – JP – AE	Monochrome, Special Microlens, PGA Package, Taped Clear Cover Glass (no coatings), Engineering Grade	
KAI – 43140 – FXA – JD – B1 (1)	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1	KAI-43140-FXA Serial Number
KAI – 43140 – FXA – JD – B2 (1)	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 2	
KAI – 43140 – FXA – JD – AE	Gen2 Color (Bayer RGB), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	
KAI – 43140 – QXA – JD – B1 (1) Gen2 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Grade 1		KAI-43140-QXA Serial Number
KAI – 43140 – QXA – JD – AE	Gen2 Color (Sparse CFA), Special Microlens, PGA Package, Sealed Clear Cover Glass with AR coating (both sides), Engineering Grade	

^{1.} Standard Grade part numbers are listed for informational purpose only. Standard Grade part numbers are not available for orders at this time. Please contact ON Semiconductor for availability dates.

See the ON Semiconductor *Device Nomenclature* document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.onsemi.com.

DEVICE DESCRIPTION

Architecture




Figure 2. Block Diagram

Dark Reference Pixels

There are 40 dark reference rows at the top and 40 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level. Use the 40 dark columns on the left or right side of the image sensor as a dark reference. Under normal circumstances use only the center 38 columns of the 40 column dark reference due to potential light leakage.

Dummy Pixels

Within each horizontal shift register there are 12 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level. In addition, there is one dummy row of pixels at the top and bottom of the image.

Active Buffer Pixels

20 unshielded pixels adjacent to any leading or trailing dark reference regions are classified as active buffer pixels. These pixels are light sensitive but are not tested for defects and non—uniformities. The 8 outer buffer pixels are less

sensitive than the inner buffer pixels. The inner buffer pixels have the same sensitivity as the 8040 by 5360 active pixels.

Image Acquisition

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron—hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photo—site. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non—linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming.

ESD Protection

Adherence to the power – up and power – down sequence is critical. Failure to follow the proper power – up and power – down sequences may cause damage to the sensor. See Power – Up and Power – Down Sequence section.

Bayer Color Filter




Figure 3. Bayer Color Filter Pattern

Sparse Color Filter




Figure 4. Sparse Color Filter Pattern

PHYSICAL DESCRIPTION

Pin Description and Device Orientation




Figure 5. Package Pin Description - Top View

Table 3. PIN DESCRIPTION

1 V3B Vertical CCD Clock, Phase 3, Bottom 2 V1BT Vertical CCD Clock, Phase 1, Bottom and Top 3 V4B Vertical CCD Clock, Phase 4, Bottom 4 VDDa Output Ampliffer Supply, Quadrant a 5 V2B Vertical CCD Clock, Phase 2, Bottom 6 GND Ground 7 VOUTa Video Output, Quadrant a 8 Ra Reset Drain, Quadrant a 9 RDab Reset Drain, Quadrant a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19	
3 V4B Vertical CCD Clock, Phase 4, Bottom 4 VDDa Output Amplifier Supply, Quadrant a 5 V2B Vertical CCD Clock, Phase 2, Bottom 6 GND Ground 7 VOUTa Video Output, Quadrant a 8 Ra Reset Gate, Quadrant a 9 RDab Reset Drain, Quadrants a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Storage, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant b 28 GND Ground 29 VOUTb Video Output, Quadrant a and b 30 VDDb Output Amplifier Supply, Quadrant b	
3 V4B Vertical CCD Clock, Phase 4, Bottom 4 VDDa Output Amplifier Supply, Quadrant a 5 V2B Vertical CCD Clock, Phase 2, Bottom 6 GND Ground 7 VOUTa Video Output, Quadrant a 8 Ra Reset Gate, Quadrant a 9 RDab Reset Drain, Quadrants a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Storage, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant b 28 GND Ground 29 VOUTb Video Output, Quadrant a and b 30 VDDb Output Amplifier Supply, Quadrant b	
4 VDDa Output Amplifier Supply, Quadrant a 5 V2B Vertical CCD Clock, Phase 2, Bottom 6 GND Ground 7 VOUTa Video Output, Quadrant a 8 Ra Reset Gate, Quadrant a 9 RDab Reset Drain, Quadrants a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b	
5 V2B Vertical CCD Clock, Phase 2, Bottom 6 GND Ground 7 VOUTa Video Output, Quadrant a 8 Ra Reset Gate, Quadrant a 9 RDab Reset Drain, Quadrants a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output	
6 GND Ground 7 VOUTa Video Output, Quadrant a 8 Ra Reset Gate, Quadrant a 9 RDab Reset Drain, Quadrants a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Storage, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant b 28 GND Ground 29 VOUTb Video Output, Quadrant b VDDb Output Amplifier Supply, Quadrant b	
7 VOUTa Video Output, Quadrant a 8 Ra Reset Gate, Quadrant a 9 RDab Reset Drain, Quadrants a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 11 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Storage, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 121 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 122 H1Bb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 18 H2Bb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b	
Reset Gate, Quadrant a Reset Drain, Quadrants a and b Reset Drain, Quadrant a Reset Drain, Quadrant b Reset Gate, Quadrant b Reset Gate, Quadrant b Reset Drain, Quadrant b	
9 RDab Reset Drain, Quadrants a and b 10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b	
10 H2SLa Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant a 11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant b 28 GND Ground 29 VOUTb Video Output, Quadrant b	
11 OGa Output Gate, Quadrant a 12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b	
12 H1Ba Horizontal CCD Clock, Phase 1, Barrier, Quadrant a 13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground VOUTb Video Output, Quadrant b	
13 H2Ba Horizontal CCD Clock, Phase 2, Barrier, Quadrant a 14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b	
14 H2Sa Horizontal CCD Clock, Phase 2, Storage, Quadrant a 15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrant and b 28 GND Ground 29 VOUTb Video Output, Quadrant b Output Amplifier Supply, Quadrant b	
15 H1Sa Horizontal CCD Clock, Phase 1, Storage, Quadrant a 16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b VDDb Output Amplifier Supply, Quadrant b	
16 SUB Substrate 17 FDGab Fast Line Dump Gate, Bottom 18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b Output Amplifier Supply, Quadrant b	
Fast Line Dump Gate, Bottom N/C No Connect FDGab Fast Line Dump Gate, Bottom FDGab Fast Line Dump Gate, Bottom H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b H1Sb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2SLb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b Fast Line Dump Gate, Bottom H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b H2Bb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b Fast Line Dump Gate, Bottom H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b Fast Line Dump Gate, Bottom H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b Fast Line Dump Gate, Bottom	
18 N/C No Connect 19 FDGab Fast Line Dump Gate, Bottom 20 H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b 21 H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b 22 H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b 23 H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b 24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b Output Amplifier Supply, Quadrant b	
FDGab Fast Line Dump Gate, Bottom H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b GB Output Gate, Quadrant b Reset Gate, Quadrant b Reset Gate, Quadrant b Reset Drain, Quadrants a and b GRUD Ground VOUTb Video Output, Quadrant b Output Amplifier Supply, Quadrant b	
H2Sb Horizontal CCD Clock, Phase 2, Storage, Quadrant b H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b Compared to the property of the property	
H1Sb Horizontal CCD Clock, Phase 1, Storage, Quadrant b H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b G0b Output Gate, Quadrant b Reset Gate, Quadrant b Reset Gate, Quadrant b GND Ground WUDDb Video Output, Quadrant b Output Amplifier Supply, Quadrant b	
H1Bb Horizontal CCD Clock, Phase 1, Barrier, Quadrant b H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD Clock, Phase 2, Barrier, Quadrant b CD Clock, Phase 2, Barrier, Quadrant b CD Clock, Phase 2, Storage, Last Phase, Quadrant b CD	
H2Bb Horizontal CCD Clock, Phase 2, Barrier, Quadrant b H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b Code Output Gate, Quadrant b Reset Gate, Quadrant b Reset Drain, Quadrants a and b Reset Drain, Quadrants a and b Round Vountb Video Output, Quadrant b Output Amplifier Supply, Quadrant b	
24 H2SLb Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant b 25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b 30 VDDb Output Amplifier Supply, Quadrant b	
25 OGb Output Gate, Quadrant b 26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b 30 VDDb Output Amplifier Supply, Quadrant b	
26 Rb Reset Gate, Quadrant b 27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b 30 VDDb Output Amplifier Supply, Quadrant b	
27 RDab Reset Drain, Quadrants a and b 28 GND Ground 29 VOUTb Video Output, Quadrant b 30 VDDb Output Amplifier Supply, Quadrant b	
28 GND Ground 29 VOUTb Video Output, Quadrant b 30 VDDb Output Amplifier Supply, Quadrant b	
29 VOUTb Video Output, Quadrant b 30 VDDb Output Amplifier Supply, Quadrant b	
30 VDDb Output Amplifier Supply, Quadrant b	
102	
31 V2B Vertical CCD Clock, Phase 2, Bottom	
32 V1BT Vertical CCD Clock, Phase 1, Bottom and Top	
33 V4B Vertical CCD Clock, Phase 4, Bottom	
34 V3B Vertical CCD Clock, Phase 3, Bottom	
35 ESD ESD Protection Disable	
36 V3B Vertical CCD Clock, Phase 3, Bottom	
72 ESD ESD Protection Disable	
71 V3T Vertical CCD Clock, Phase 3, Top	
70 V4T Vertical CCD Clock, Phase 4, Top	
69 V1BT Vertical CCD Clock, Phase 1, Bottom and Top	
68 V2T Vertical CCD Clock, Phase 2, Top	

Table 3. PIN DESCRIPTION (continued)

Pin	Name	Description
67	VDDc	Output Amplifier Supply, Quadrant c
66	VOUTc	Video Output, Quadrant c
65	GND	Ground
64	RDcd	Reset Drain, Quadrants c and d
63	Rc	Reset Gate, Quadrant c
62	OGc	Output Gate, Quadrant c
61	H2SLc	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant c
60	H2Bc	Horizontal CCD Clock, Phase 2, Barrier, Quadrant c
59	H1Bc	Horizontal CCD Clock, Phase 1, Barrier, Quadrant c
58	H1Sc	Horizontal CCD Clock, Phase 1, Storage, Quadrant c
57	H2Sc	Horizontal CCD Clock, Phase 2, Storage, Quadrant c
56	FDGcd	Fast Line Dump Gate, Top
55	N/C	No Connect
54	FDGcd	Fast Line Dump Gate, Top
53	SUB	Substrate
52	H1Sd	Horizontal CCD Clock, Phase 1, Storage, Quadrant d
51	H2Sd	Horizontal CCD Clock, Phase 2, Storage, Quadrant d
50	H2Bd	Horizontal CCD Clock, Phase 2, Barrier, Quadrant d
49	H1Bd	Horizontal CCD Clock, Phase 1, Barrier, Quadrant d
48	OGd	Output Gate, Quadrant b
47	H2SLd	Horizontal CCD Clock, Phase 2, Storage, Last Phase, Quadrant d
46	RDcd	Reset Drain, Quadrants c and d
45	Rd	Reset Gate, Quadrant d
44	VOUTd	Video Output, Quadrant d
43	GND	Ground
42	V2T	Vertical CCD Clock, Phase 2, Top
41	VDDd	Output Amplifier Supply, Quadrant d
40	V4T	Vertical CCD Clock, Phase 4, Top
39	V1BT	Vertical CCD Clock, Phase 1, Bottom and Top
38	DevID	Device Identification
37	V3T	Vertical CCD Clock, Phase 3, Top

Like named pins are internally connected and should have a common drive signal.
 N/C pins (19, 55) should be left floating

IMAGING PERFORMANCE

Table 4. TYPICAL OPERATION CONDITIONS

(Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.)

Description	Condition	Notes
Light Source	Continuous Red, Green and Blue LED Illumination	For monochrome sensor, only green LED used
Operation	Nominal operating voltages and timing	

Table 5. PERFORMANCE PARAMETERS (Performance parameters are by design.)

Description	Symbol	Nom.	Units	Notes	
Maximum Photo-response Nonlinearity	NL	2	%	2	
Maximum Signal Error due to Nonlinearity Differences		ΔNL	1	%	2
Horizontal CCD Charge Capacity		HNe	40	ke-	
Vertical CCD Charge Capacity		VNe	24	ke-	
Photodiode Charge Capacity		PNe	13	ke-	3
Image Lag		Lag	< 10	e-	
Anti-blooming factor		Xab	> 300X		
Vertical Smear		Smr	-98	dB	7
Read Noise		n _e _T	13	e-rms	4
Dynamic Range		DR	60	dB	4, 5
Output Amplifier DC Offset		Vodc	8	V	
Output Amplifier Bandwidth		f-3db	250	MHz	6
Output Amplifier Impedance		Rout	127	Ω	
Output Amplifier Sensitivity		ΔV/ΔΝ	42	μV/e-	
Peak Quantum Efficiency (KAI – 43140 – AXA and KAI – 43410 – QXA Configurations)		QEmax	45	%	
Peak Quantum Efficiency (KAI – 43140 – FXA and KAI – 43140 – QXA Configurations)	Blue Green Red	QEmax	37 34 27	%	

Table 6. PERFORMANCE SPECIFICATIONS

Description	Symbol	Min.	Nom.	Max.	Units	Temperature Tested At (°C)	Notes
Dark Field Global Non-Uniformity	DSNU	_	_	5	mVpp	27, 40	
Bright Field Global Non-Uniformity	BSNU	_	_	5	%rms	27, 40	1
Bright Field Global Peak to Peak Non-Uniformity	PRNU	_	_	30	%рр	27, 40	1
Maximum Gain Difference Between Outputs	ΔG	_	_	10	%	27, 40	2
Horizontal CCD Charge Transfer Efficiency	HCTE	0.999995	0.999999	_			
Vertical CCD Charge Transfer Efficiency	VCTE	0.999995	0.999999	_			
Photodiode Dark Current	lpd	_	7	50	e/p/s	40	
Vertical CCD Dark Current	lvd	_	50	200	e/p/s	40	

- 1. Per color
- 2. Value is over the range of 10% to 90% of photodiode saturation.
- 3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 546 mV.
- 4. At 60 MHz
 5. Uses 20 * LOG (Pne/n_{e-T})
 6. Assumed 5 pF load.
- 7. Green LED illumination

TYPICAL PERFORMANCE CURVES

Quantum Efficiency




Figure 6. Monochrome with Microlens Quantum Efficiency




Figure 7. Gen2 Color (Bayer RGB) with Microlens Quantum Efficiency




Figure 8. Color (Sparse CFA) with Microlens Quantum Efficiency

Angular Quantum Efficiency

For the curves marked "Horizontal", the incident light angle is varied in a plane parallel to the HCCD. For the curves marked "Vertical", the incident light angle is varied in a plane parallel to the VCCD.




Figure 9. Monochrome with Microlens Angular Quantum Efficiency

Dark Current versus Temperature




Figure 10. Dark Current versus Temperature

Power




Figure 11. Power

Frame Rates




Figure 12. Frame Rates

DEFECT DEFINITIONS

Table 7. OPERATING CONDITIONS

Description	Condition	Notes	
Light Source	Continuous Red, Green, and/or Blue LED Illumination	For the monochrome sensor, only the green LED is used	
Operation	Nominal Operating Voltages and Timing		

Table 8. OPERATING PARAMETERS

Description	1 Output	4 Outputs	
HCCD Clock Frequency	20 MHz	20 MHz	
Pixels per Line	8160	4080	
Lines per Frame	5480	5480	
Line Time	429.6 μs	225.6 μs	
Frame Time	2354.3 ms	618.2 ms	

Table 9. TIMING MODES

Timing Mode Conditions	
Mode A	1 Output, no electronic shutter used. Photodiode integration time is equal to the Frame Time
Mode B	4 Outputs, no electronic shutter used. Photodiode integration time is equal to the Frame time

Table 10. DEFECT DEFINITIONS


Description	Definition	Grade 1	Grade 2 (mono)	Grade 2 (color)
Column Defect	A group of more than 10 contiguous pixels along a single column that deviate from the neighboring columns by: • more than 94 mV in the dark field using Timing Mode A at 40°C • more than 94 mV in the dark field using Timing Mode A at 27°C • more than –2% or +50% in the bright field using timing mode A at 27°C or 40°C	0	7	27
Cluster Defect	A group of 2 to N contiguous defective pixels, but no more than W adjacent defects horizontally, that deviate from the neighboring pixels by: • more than 440 mV in the dark field using Timing Mode A at 40°C • more than 236 mV in the dark field using Timing Mode A at 27°C • more than –12% or +12% in the bright field using timing mode A at 27°C or 40°C	30 W=4 N=19	70 W=5 N=38	70 W=5 N=38
Major Point Defect	A single defective pixel that deviates from the neighboring pixels by: more than 440 mV in the dark field using Timing Mode A at 40°C more than 236 mV in the dark field using Timing Mode A at 27°C more than –12% or +50% in the bright field using timing mode A at 27°C or 40°C	400	800	800
Minor Point Defect	A single defective pixel that deviates from the neighboring pixels by: • more than 220 mV in the dark field using Timing Mode A at 40°C	4000	8000	8000

- 1. Bright field is define as where the average signal level of the sensor is 382 mV, with the substrate voltage set to the recommend VAB setting such that the capacity of the photodiodes is 546 mV (13,000 electrons)

 2. For the color devices (KAI-43140-FXA or KAI-43140-QXA), a bright field defective pixel is with respect to pixels of the same color
- 3. Column and cluster defects are separated by no less than two (2) non-defective pixels in any direction (excluding single pixel defects).

DEFECT MAP

The defect map supplied with each sensor is based upon testing at an ambient (27°C) temperature. Minor point defects are not included in the defect map. All defective pixels are reference to pixel 1, 1 in the defect maps.



OPERATION

Table 11. ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Units	Notes
Operating Temperature	Тор	-50	+70	°C	1, 3
Humidity	RH	5	90	%	2, 3
Output Bias Current	lout	-	60	mA	4
Off-Chip Load	CL	-	10	pF	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Noise performance will degrade at higher temperatures.
- 2. T = 25 °C. Excessive humidity will degrade MTTF.
- 3. The KAI 43140 image sensors have epoxy sealed cover glass. The seal formed is non hermetic, and may allow moisture ingress over time, depending on the storage environment. As a result, care must be taken to avoid cooling the device below the dew point inside the package cavity, since this may result in condensation on the sensor. For all KAI 43140 configurations, no warranty, expressed or implied, covers condensation.
- 4. Total for all outputs. Maximum current is -15 mA for each output. Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher current and lower load capacitance at the expense of reduced gain (sensitivity).

Table 12. ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND

Description	Minimum	Maximum	Units	Notes
VDDα, VOUTα	-0.4	+17.5	V	1
RDα	-0.4	+15.5	V	1
V1TB	ESD - 0.4	ESD + 24.0	V	
V2B, V2T, V3B, V3T, V3B, V3T	ESD - 0.4	ESD + 14.0	V	
FDGab, FDGcd	ESD - 0.4	ESD + 15.0	V	
Η1α, Η2α, Η2Lα	ESD - 0.4	ESD + 14.0	V	1
Rα	ESD - 0.4	ESD + 20.0	V	1
ESD	-10	0.0	V	
SUB	-0.4	40.0	V	2

^{1.} α refers to a, b, c, or d.

^{2.} Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions

Power - Up and Power - Down Sequence

Adherence to the power – up and power – down sequence is critical. Failure to follow the proper power – up and power – down sequences may cause damage to the sensor.




Figure 14. Power-Up and Power-Down Sequence

NOTES: 1. Activate all other biases when ESD is stable and SUB is above 3 V

- 2. Do not pulse the electronic shutter until ESD is stable
- 3.The VCCD clock waveform must not have a negative overshoot more than 0.4 V below the ESD voltage. See figure 15.
- 4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10 mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See figure 16.




Figure 15. VCCD Clock Overshoots




Figure 16. External Diode Protection

Table 13. DC BIAS OPERATING CONDITIONS

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Max. DC Current	Notes
Reset Drain	RDα	RD	+12.3	+12.5	+12.7	V	10 μΑ	1
Output Gate	OGα	OG	+1.5	+1.7	+1.9	V	10 μΑ	1
Output Amplifier Supply	VDDα	VDD	+14.5	+15.0	+15.5	V	11.0 mA	1, 2
Ground	GND	GND	+0.0	+0.0	+0.0	V	−1.0 mA	
Substrate	SUB	VSUB	+5.0	VAB	VDD	V	50 μΑ	3, 8
ESD Protection Disable	ESD	ESD	-9.2	-9.0	-8.8	V	50 μΑ	6, 7
Output Bias Current	VOUTα	lout	-3.0	-5.0	-10.0	mA		1, 4, 5

- 1. α denotes a, b, c or d
- The maximum DC current is for one output. Idd = lout + lss. See Figure 17.
- 3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is the nominal PNe (see Specifications).
- 4. An output load sink must be applied to each VOUT pin to activate each output amplifier.
- Nominal value required for 60 MHz operation per output. May be reduced for slower data rates and lower noise.
 Adherence to the power up and power down sequence is critical. See Power Up and Power Down Sequence section.
- ESD maximum value must be less than or equal to V1_L 0.4 V and V2_L 0.4 V.
 Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.




Figure 17. Output Amplifier

AC OPERATING CONDITIONS

Table 14. CLOCK LEVELS

Description	Pins ¹	Symbol	Level	Min	Nom	Max	Units	Capacitance ²
Vertical CCD Clock,	V1B, V1T	V1_L	Low	-8.2	-8.0	-7.8	V	420 nF
Phase 1		V1_M	Mid	-0.2	+0.0	+0.2	1	
		V1_H	High	+10.3	+10.5	+10.7		
Vertical CCD Clock,	V2B, V2T	V2_L	Low	-8.2	-8.0	-7.8	V	240 nF
Phase 2		V2_H	High	-0.2	+0.0	+0.2		
Vertical CCD Clock,	V3B, V3T	V3_L	Low	-8.2	-8.0	-7.8	V	260 nF
Phase 3		V3_H	High	-0.2	+0.0	+0.2		
Vertical CCD Clock,	V4B, V4T	V4_L	Low	-8.2	-8.0	-7.8	V	240 nF
Phase 4		V4_H	High	-0.2	+0.0	+0.2		
Horizontal CCD Clock, Phase 1	H1Sα	H1S_L	Low	0.2	+0.0	+0.2	V	650 pF
Storage		H1S_H	High	+3.8	+4.0	+4.2		
Horizontal CCD	Η1Βα	H1B_L	Low	-0.2	+0.0	+0.2	V	680 pF
Clock, Phase 1 Barrier		H1B_H	High	+3.8	+4.0	+4.2		
Horizontal CCD	H2Sα	H2S_L	Low	-0.2	+0.0	+0.2	V	560 pF
Clock, Phase 2 Storage		H2S_H	High	+3.8	+4.0	+4.2		
Horizontal CCD	Η2Βα	H2B_L	Low	-0.2	+0.0	+0.2	V	460 pF
Clock, Phase 2 Barrier		H2B_H	High	+3.8	+4.0	+4.2	-	
Horizontal CCD	H2SLα	H2SL_L	Low	-0.2	+0.0	+0.2	V	20 pF
Clock, Last Phase ³		H2SL_H	High	+3.8	+4.0	+4.2	1	
Reset Gate	Rα	R_L ⁴	Low	+2.0	+3.0	+3.2	V	20 pF
		R_H	High	+6.8	+7.0	+7.2	1	
Electronic Shutter ^{5, 8}	SUB	VES	High	-	-	+40	V	12 nF
		VES_Offet	Offset	VAB + 24	VAB + 25	=	1	
Fast Line Dump Gate	FDGab,	FDG_L	Low	-8.2	-8.0	-7.8	V	200 pF
	FDGcd	FDG_H	High	+4.5	+5.0	+5.5	1	

- 1. α denotes a, b, c or d.
- 2. Capacitance is total for all like named pins.
- 3. Use separate clock driver for improved speed performance.
- Reset low should be set to +2.0 V for signal levels greater than 26,000 electrons.
 Refer to Application Note Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.
- 6. Capacitance values are estimated.
- 7. If the minimum horizontal clock low level is used (-0.2 V), then the maximum horizontal clock amplitude should be used (5 V amplitude) to create a -0.2 V to +3.8 V clock.
- Figure 18 shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.
 The VES_Offset is referenced to VSUB.




Figure 18. VSUB and VES Reference

Device Identification

The device identification pin (DevID) may be used to determine which ON Semiconductor 5.5 micron pixel interline CCD sensor is being used.

Table 15. DEVICE IDENTIFICATION

Description	Pins	Symbol	Minimum	Nominal	Maximum	Units	Max. DC Current	Notes
Device Identification	DevID	DevID	230,000	260,000	300,00	Ω	50 μΑ	1, 2, 3

- Nominal value subject to verification and/or change during release of preliminary specifications.
 If the Device Identification is not used, it may be left disconnected.
- 3. After Device Identification resistance has been read during camera initialization, it is recommended that the circuit be disabled to prevent localized heating of the sensor due to current flow through the R_DeviceID resistor.

Recommended Circuit

Note that V1 must be a different value than V2.




Figure 19. Device Identification Recommended Circuit

TIMING

Table 16. REQUIREMENTS AND CHARACTERISTICS

Description	Symbol	Minimum	Nominal	Maximum	Units	Notes
Photodiode Transfer	T _{PD}	6	=	=	μs	
VCCD Leading Pedestal	T _{3P}	16	=	=	μs	
VCCD Trailing Pedestal	T _{3D}	16	=	=	μs	
VCCD Transfer Delay	T _D	4	-	-	μs	
VCCD Transfer	T _V	10	-	_	μs	
VCCD Clock Cross-over	V _{VCR}	75	-	100	%	1
VCCD Rise, Fall Time	T _{VR} , T _{VF}	5	-	10	%	1, 2
FDG Delay	T _{FDG}	5	-	_	μs	
HCCD Delay	T _{HS}	1	-	_	μs	
HCCD Transfer	T _E	16.6667	-	_	ns	
Shutter Transfer	T _{SUB}	1	-	=	μs	
Shutter Delay	T _{HD}	1	-	=	μs	
Reset Pulse	T _R	2.5	-	=	ns	
Reset – Video Delay	T _{RV}	-	2.2	_	ns	
H2SL – Video Delay	T _{HV}	-	3.1	_	ns	
Line Time	T _{LINE}	89.21	=	-	μs	Dual/Quad HCCD Readout
		157.21	-	-		Single HCCD Readout
Frame Time	T _{FRAME}	244.43	-	-	ms	Quad HCCD Readout
		488.86	-	-		Dual HCCD Readout
		861.50	-	-		Single HCCD Readout

Refer to Figure 24: VCCD Clock Rise Time, Fall Time and Edge Alignment
 Relative to the pulse width

Timing Diagrams

The timing sequence for the clocked device pins may be represented as one of seven patterns (P1 - P7) as shown in

the table below. The patterns are defined in Figure 20 and Figure 21. Contact ON Semiconductor Application Engineering for other readout modes.

Table 17. TIMING SEQUENCE

Device Pin	Quad Readout	Dual Readout VOUTa, VOUTb	Dual Readout VOUTa, VOUTc	Single Readout VOUTa	
V1BT	P1BT	P1BT	P1BT	P1BT	
V2T	P2T	P4B	P2T	P4B	
V3T	РЗТ	P3B	P3T	P3B	
V4T	P4T	P2B	P4T	P2B	
V1BT		P1BT			
V2B		P2B			
V3B		P3B			
V4B		P4B			
H1Sa		P5			
H1Ba					
H2Sa ²		P6			
H2Ba					
Ra		P7			
H1Sb	P5			P5	
H1Bb				P6	
H2Sb ²	P6			P6	
H2Bb				P5	
Rb	P7		P7 ¹ or Off ³	P7 ¹ or Off ³	
H1Sc	P5	P5 ¹ or Off ³	P5	P5 ¹ or Off ³	
H1Bc					
H2Sc ²	P6	P6 ¹ or Off ³	P6	P6 ¹ or Off ³	
H2Bc					
Rc	P7	P7 ¹ or Off ³	P7	P7 ¹ or Off ³	
H1Sd	P5	P5 ¹ or Off ³	P5	P5 ¹ or Off ³	
H1Bd			P6		
H2Sd ²	P6	P6 ¹ or Off ³	P6	P6 ¹ or Off ³	
H2Bd			P5		
Rd	P7	P7 ¹ or Off ³	P7 ¹ or Off ³	P7 ¹ or Off ³	
# Lines/Frame (Minimum)	2740	5480	2740	5480	
# Pixels/Line (Minimum)	4092	4092		8172	

For optimal performance of the sensor. May be clocked at a lower frequency. If clocked at a lower frequency, the frequency selected should be a multiple of the frequency used on the a and b register.

^{2.} H2SLx follows the same pattern as H2Sx For optimal speed performance, use a separate clock driver.

^{3.} Off = R_H for the Reset Gate and H_H for the Horizontal CCD gates. Note that there may be operating conditions (high temperature and/or very bright light sources) that will cause blooming from the unused c/d register into the image area.

Photodiode Transfer Timing

A row of charge is transferred to the HCCD on the falling edge of V1 as indicated in the P1 pattern below. Using this timing sequence, the leading dummy row or line is combined with the first dark row in the HCCD. The "Last Line" is dependent on readout mode – either 2740 or 5480 minimum counts required. It is important to note that, in

general, the rising edge of a vertical clock (patterns P1-P4) should be coincident or slightly leading a falling edge at the same time interval. This is particularly true at the point where P1 returns from the high (3rd level) state to the mid—state when P4 transitions from the low state to the high state




Figure 20. Photodiode Transfer Timing

Line and Pixel Timing

Each row of charge is transferred to the output, as illustrated below, on the falling edge of H2SL (indicated as

P6 pattern). The number of pixels in a row is dependent on readout mode – either 4092 or 8172 minimum counts required.




Figure 21. Line and Pixel Timing

Pixel Timing Detail




Figure 22. Pixel Timing Detail

Frame/Electronic Shutter Timing

The SUB pin may be optionally clocked to provide electronic shuttering capability as shown below. The

resulting photodiode integration time is defined from the falling edge of SUB to the falling edge of V1 (P1 pattern).




Figure 23. Electronic Shutter Timing

VCCD Clock Edge Alignment




Figure 24. VCCD Clock Rise Time, Fall Time, and Edge Alignment

Line and Pixel Timing - Vertical Binning by 2




Figure 25. Line and Pixel Timing – Vertical Binning by 2

Fast Line Dump Timing

The FDG pins may be optionally clocked to efficiently remove unwanted lines in the image resulting for increased

frame rates at the expense of resolution. Below is an example of a 2 line dump sequence followed by a normal readout line.




Figure 26. Fast Line Dump Timing

STORAGE AND HANDLING

Table 18. STORAGE CONDITIONS

Description	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T _{AT}	-55	+88	°C	1
Humidity	RH	5	90	%	2

^{1.} Long term storage toward the maximum temperature will accelerate color filter degradation.

For information on ESD and cover glass care and cleanliness, please download the *Image Sensor Handling* and Best Practices Application Note (AN52561/D) from www.onsemi.com.

For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com.


For quality and reliability information, please download the *Quality & Reliability* Handbook (HBD851/D) from www.onsemi.com.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from www.onsemi.com.

For information on Standard terms and Conditions of Sale, please download Terms and Conditions from www.onsemi.com.

^{2.} T = 25 °C. Excessive humidity will degrade MTTF.

MECHANICAL INFORMATION



NOTES:

- 1. Substrate = Schott D263T eco
- 2. Dust, Scratch, Inclusion Specification:
- 20 μm Max size in Zone A
- 3. MAR coated both sides
- 4. Spectral Transmission
- $350 365 \text{ nm: } T \ge 88\%$
- 365 405 nm: $T \ge 94\%$
- 405 450 nm: T $\ge 98\%$
- 450 − 650 nm: T ≥ 99%
- 650 − 690 nm: T ≥ 98%
- $690 770 \text{ nm: } T \ge 94\%$
- 770 870 nm: T \geq 88%
- 5.Units: IN [MM]

Figure 27. Cover Glass





Figure 28. Cover Glass Transmission

4. ALL PIN DISTANCES MEASURED AT PIN BASE.

CPGA72, 47.24x45.34 CASE 107ES ISSUE O

DATE 30 JUL 2014


Dimensions in: Inches [mm]




DOCUMENT NUMBER:	98AON88267F	Electronic versions are uncontrolle		
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Print versions are uncontrolled except when stamped		
REFERENCE:		"CONTROLLED COPY" in red.		
DESCRIPTION:	CPGA72, 47.24x45.34		PAGE 1 OF 3	

DATE 30 JUL 2014

SHOWN WITHOUT COVER GLASS OR WIRES





Dimensions in: Inches [mm]

DOCUMENT NUMBER:	98AON88267F	Electronic versions are uncontrolled except when
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped
REFERENCE:		"CONTROLLED COPY" in red.
DESCRIPTION:	CPGA72, 47.24x45.34	PAGE 2 OF 3

ON Semiconductor®	ON
-------------------	----

DOCUMENT NUMBER: 98AON88267F

PAGE 3 OF 3

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM TRUESENSE MATERIAL NUMBER 20351897 TO ON SEMICONDUCTOR. REQ. BY D. TRUHITTE.	30 JUL 2014

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative